hdl   552

« earlier    

portable FPGA place and route tool
fpga  hardware  eda  hdl  tools 
6 weeks ago by Z303
Pancreatic acinar cell regeneration following copper deficiency-induced pancreatic necrosis. - PubMed - NCBI
Copper deficiency causes the pancreas to shrink to 30% in size. Copper supplementation causes it to regenerate.

This may be because of the large amount of endoplasmic reticulum and golgi in the pancreas due to its role in secreting a large number of substances. The ER and golgi are fragmented in cholesterol deficiency and cholesterol metabolism would be definitely inhibited by a copper deficiency.
copper  pancreas  cholesterol  hdl  ldl 
10 weeks ago by cessationoftime
HDLBits - Online verilog practice
HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).
HDL  fpga  logic  tutorials  exercise 
10 weeks ago by vitaminCPP
randomized control trial assessing impact of increased sunlight exposure versus vitamin d supplementation on lipid profile in indian vitamin d deficient men
"increase in vitamin d concentrations through sunlight exposure significantly reduced tc, ldl-c, and hdl-c concentrations, and cholecalciferol supplementation increased tc and hdl-c concentrations."
sun-exposure  vitamin-d  lipid-profile  ldl  hdl 
february 2019 by chl
A Tutorial on CλaSH: From Haskell to Hardware
CλaSH is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. Polymorphism and higher-order functions provide a level of abstraction and generality that allow a circuit designer to describe circuits in a more natural way than possible with the language elements found in the traditional hardware description languages.
Circuit descriptions can be translated to synthesizable VHDL using the prototype CλaSH compiler. As the circuit descriptions, simulation code, and test input are also valid Haskell, complete simulations can be done by a Haskell compiler or interpreter, allowing high-speed simulation and analysis.
hdl  asic  fpga  hls  eda 
february 2019 by mwishek
Clash: Home
Clash is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. It provides a familiar structural design approach to both combinational and synchronous sequential circuits. The Clash compiler transforms these high-level descriptions to low-level synthesizable VHDL, Verilog, or SystemVerilog.
vhdl  verilog  haskell  hdl  systemverilog 
february 2019 by mwishek
Dr. Paul Mason - 'Blood tests on a ketogenic diet - what your cholesterol results mean' - YouTube
Dr Paul Mason obtained his medical degree with honours from the University of Sydney, and also holds degrees in Physiotherapy and Occupational Health. He is ...
ldl  blood  test  hdl  triglycerides  keto 
december 2018 by flarg.mlarg

« earlier    

related tags

3  6502  administration  algo  alopecia  arch  asic  assertions  awesome  b  benefit  bile  blood  bluespec  c  capture  chip  chisel  chisel3  cholesterol  cholestorol  clash  clock  comparch  concurrency  copper  core  cores  cpu  cs  csc258  ctl  cycle  cysteine  design  development  diet  digital  dosage  drc  dsl  dyslipidemia  eda  ee  electronics  engineering  er  exercise  fat  firrtl  flexible  fpga  github  glucose  glycogen  gp  gpu  guidelines  hack  hairloss  harcombe  hardware  haskell  health  heart  hls  hormones  hs  hspice  interaction  intermediate  intolerance  introduction  iot  ip  ipcore  ir  julia  jupyter  keto  lang  language  layout  ldl  learning  library  lipid-profile  lipids  list  logic  lp(a)  lvs  malepatternbaldness  metabolism  migen  modeling  modelsim  modling  myhdl  niacin  notebook  numbers  nutrion  nutrition  ocaml  oil  openhardware  opensource  overview  paleo  pancreas  pcb  pci  pdf  peer-reviewed  pex  phdl  pile  piplin  playground  poc  primal  programming  project  ps2  py  pymtl  python  ref  representation  research  reusable  review  risk  rtl  scala  schematic  sigasi  sim  simulation  skidl  soc  software  source  specifications  spinal  standards  statin  statins  sun-exposure  supplement  synth  synthesis  system  systematic  systems  systemverilog  taurine  technologieerklärt  test  testing  tool  tools  toread  treatment  trend  triglycerides  tut  tutorial  tutorials  uart  verilog  vhdl  vitamin-d  vitamin  vlsi  zoe 

Copy this bookmark: